asic layout Design Engineer
Công Ty TNHH Bosch Global Software TechnologiesĐịa điểm làm việc: Hồ Chí Minh
Hết hạn: 04/04/2024
- Chi tiết công việc
- Giới thiệu công ty
Vị trí công việc này hiện tại đã hết hạn nộp hồ sơ, bạn có thể tham khảo thêm một số công việc tương tự tại đây:
Mô tả công việc
Mô tả công việc
Tóm tắt công việc
As an ASIC layout designer, you will be responsible for analog layout design from block level, up to top level IC integration and physical verification for advanced ASIC in MEMS sensor.
- You will work with international design team to ensure the layout delivery on time and in quality, then execute whole tape-out flow together with wafer foundry.
- You will Work with digital backend engineer to generate DFE file for P&R and integrated digital layout into whole chip.
- You will also work with CAD engineers to continuously improve our PDKs and design environment.
Tóm tắt công việc
As an ASIC layout designer, you will be responsible for analog layout design from block level, up to top level IC integration and physical verification for advanced ASIC in MEMS sensor.
- You will work with international design team to ensure the layout delivery on time and in quality, then execute whole tape-out flow together with wafer foundry.
- You will Work with digital backend engineer to generate DFE file for P&R and integrated digital layout into whole chip.
- You will also work with CAD engineers to continuously improve our PDKs and design environment.
Yêu cầu công việc
Yêu cầu công việc
1. Required Skills and Experience
- Bachelor/master's degree majored in microelectronics or relevant electrical engineering field (main course: a analog circuits, digital circuits, semiconductor device and physics, semiconductor manufacturing).
- Experience in analog/mix-signal integrated circuit layout for ADCs, DACs, PLLs, LDOs, Charge pump, bandgap design
- In-depth knowledge of TSMC28nm - 152nm, SMIC110nm, TZ 180nm BCD SOI technologies and design rules
- Solid knowledge of industry standard IC layout conventions and rules for reducing layout risk
- Proficiency with Cadence Virtuoso platform as well as Cadence and Mentor Graphics verification and extraction tools Calibre, PVS, Assura, etc.
- Understanding of CMOS process side effect and known how to minimize the risk in layout (e.g.lithographic mismatch, LOD effect, WPE effect, latch-up, ESD, antenna, density stress, etc...)
- Be able to analysis EM and IR drop
- Skilled in Linux operating system
- Strong problem-solving skills
- Fluent English in writing and speaking.
2. Preferred Skills and Experience
- Work experience in an international company or abroad
- Programming: shell, skill, python, tcl.
- Experience in leading a full chip layout from floorplan to tape-out
- Auto place and route experience for non-timing critical design is a plus
1. Required Skills and Experience
- Bachelor/master's degree majored in microelectronics or relevant electrical engineering field (main course: a analog circuits, digital circuits, semiconductor device and physics, semiconductor manufacturing).
- Experience in analog/mix-signal integrated circuit layout for ADCs, DACs, PLLs, LDOs, Charge pump, bandgap design
- In-depth knowledge of TSMC28nm - 152nm, SMIC110nm, TZ 180nm BCD SOI technologies and design rules
- Solid knowledge of industry standard IC layout conventions and rules for reducing layout risk
- Proficiency with Cadence Virtuoso platform as well as Cadence and Mentor Graphics verification and extraction tools Calibre, PVS, Assura, etc.
- Understanding of CMOS process side effect and known how to minimize the risk in layout (e.g.lithographic mismatch, LOD effect, WPE effect, latch-up, ESD, antenna, density stress, etc...)
- Be able to analysis EM and IR drop
- Skilled in Linux operating system
- Strong problem-solving skills
- Fluent English in writing and speaking.
2. Preferred Skills and Experience
- Work experience in an international company or abroad
- Programming: shell, skill, python, tcl.
- Experience in leading a full chip layout from floorplan to tape-out
- Auto place and route experience for non-timing critical design is a plus
Thông tin khác
Yêu cầu kỹ thuật:
Shell Script
,
Python
,
ADC
,
Linux
,
Cadence
,
LDO
Shell Script
,
Python
,
ADC
,
Linux
,
Cadence
,
LDO
Nộp hồ sơ liên hệ
Công Ty TNHH Bosch Global Software Technologies
Giới thiệu công ty
Xem trang công ty
Công ty chưa cập nhật thông tin....
Quy mô công ty
Từ 501 - 1000 nhân viên
Việc làm tương tự
Ascenx Technologies Vietnam Ltd. Co.
Thương lượng
16/05/2024
Hồ Chí Minh
CÔNG TY CỔ PHẦN TRUNG TÂM THƯƠNG MẠI LOTTE MART VIỆT NAM
Thỏa thuận
19/05/2024
Hồ Chí Minh
Công ty TNHH Techtronic Industries Việt Nam Manufacturing (TTI)
thỏa thuận
16/05/2024
Hồ Chí Minh
CÔNG TY CP SAIGON AUTO SUPPORTING INDUSTRY
Thỏa thuận
28/05/2024
Hồ Chí Minh
Công ty TNHH Cơn Bão Số
Cạnh tranh
30/05/2024
Hồ Chí Minh
Công ty Cổ phần Viễn thông FPT - FPT Telecom
thỏa thuận
31/05/2024
Hồ Chí Minh
hỗ trợ doanh nghiệp
Giải thưởng
của chúng tôi
Top 3
Nền tảng số tiêu biểu của Bộ
TT&TT 2022.
Top 15
Startup Việt xuất sắc 2019 do VNExpress tổ chức.
Top 10
Doanh nghiệp khởi nghiệp sáng tạo Việt Nam - Hội đồng tư vấn kinh doanh ASEAN bình chọn.
Giải Đồng
Sản phẩm công nghệ số Make In Viet Nam 2023.