Senior Design Verification Engineers (Hybrid)
Nơi làm việc: Hà Nội, Hồ Chí Minh, Đà Nẵng, Điện Biên, Khác
Ngành nghề: IT phần mềm, Thiết kế đồ họa - Mỹ thuật
Thu nhập: Thoả thuận
Hình thức: Hybrid
Ngày đăng: 18/07/2024
Hạn nộp: 31/08/2024
Vị trí công việc này hiện tại đã hết hạn nộp hồ sơ, bạn có thể tham khảo thêm một số công việc liên quan phía dưới
Mô tả công việc
Develop and implement verification plans to ensure the functional correctness of VLSI designs before they are fabricated.
Create and maintain verification environments using advanced verification methodologies such as UVM (Universal Verification Methodology), OVM (Open Verification Methodology), or VMM (Verification Methodology Manual).
Write and debug test cases, manage regression test suites, and analyze coverage reports to ensure comprehensive testing of VLSI designs.
Collaborate with design engineers to identify and resolve design issues detected during the verification process.
Enhance existing verification tools and processes to improve efficiency and effectiveness of the verification workflow.
Mentor junior verification engineers and lead verification teams to achieve project goals within designated timelines.
Stay updated with the latest trends and developments in VLSI verification methodologies and technologies.
Essential Skills
In-depth knowledge of digital circuit design and verification.
Expertise in SystemVerilog and any of the major verification methodologies like UVM, OVM, or VMM.
Ability to develop verification plans that align with project scope and design complexity.
Strong debugging skills and familiarity with simulation tools such as Cadence Xcelium, Mentor Questa, or Synopsys VCS.
Desirable Skills
Experience with formal verification tools and methodologies.
Knowledge of ASIC or FPGA design flow.
Familiarity with advanced verification features such as assertions and functional coverage.
Leadership skills with experience managing small teams or leading verification projects.
Create and maintain verification environments using advanced verification methodologies such as UVM (Universal Verification Methodology), OVM (Open Verification Methodology), or VMM (Verification Methodology Manual).
Write and debug test cases, manage regression test suites, and analyze coverage reports to ensure comprehensive testing of VLSI designs.
Collaborate with design engineers to identify and resolve design issues detected during the verification process.
Enhance existing verification tools and processes to improve efficiency and effectiveness of the verification workflow.
Mentor junior verification engineers and lead verification teams to achieve project goals within designated timelines.
Stay updated with the latest trends and developments in VLSI verification methodologies and technologies.
Essential Skills
In-depth knowledge of digital circuit design and verification.
Expertise in SystemVerilog and any of the major verification methodologies like UVM, OVM, or VMM.
Ability to develop verification plans that align with project scope and design complexity.
Strong debugging skills and familiarity with simulation tools such as Cadence Xcelium, Mentor Questa, or Synopsys VCS.
Desirable Skills
Experience with formal verification tools and methodologies.
Knowledge of ASIC or FPGA design flow.
Familiarity with advanced verification features such as assertions and functional coverage.
Leadership skills with experience managing small teams or leading verification projects.
Yêu cầu
Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field.
Minimum of 5 years of experience in VLSI design verification.
Proficient in SystemVerilog and at least one verification methodology (UVM, OVM, VMM).
Strong analytical and problem-solving skills, with a proven track record of finding and fixing design flaws.
Excellent communication skills, both verbal and written, with the ability to work effectively in a team environment.
Experience with scripting languages such as Python, Perl, or Tcl is highly desirable.
Minimum of 5 years of experience in VLSI design verification.
Proficient in SystemVerilog and at least one verification methodology (UVM, OVM, VMM).
Strong analytical and problem-solving skills, with a proven track record of finding and fixing design flaws.
Excellent communication skills, both verbal and written, with the ability to work effectively in a team environment.
Experience with scripting languages such as Python, Perl, or Tcl is highly desirable.
Quyền lợi
Competitive salary and benefits package including bonuses, health insurance, and retirement plans.
Opportunities for professional growth and advancement within the company.
Access to the latest tools and technologies in the field of VLSI design verification.
Supportive work environment that encourages innovation and continuous learning.
Flexibility in work hours and the possibility of remote work arrangements, depending on project requirements.
Opportunities for professional growth and advancement within the company.
Access to the latest tools and technologies in the field of VLSI design verification.
Supportive work environment that encourages innovation and continuous learning.
Flexibility in work hours and the possibility of remote work arrangements, depending on project requirements.
Thông tin khác
Cấp bậc
Nhân viên
Kinh nghiệm
5 năm
Số lượng tuyển
4 người
Hình thức làm việc
Toàn thời gian
Giới tính
Không yêu cầu
Nhân viên
Kinh nghiệm
5 năm
Số lượng tuyển
4 người
Hình thức làm việc
Toàn thời gian
Giới tính
Không yêu cầu
Việc làm tương tự
AI Developer
CHI NHÁNH CÔNG TY CỔ PHẦN CÔNG NGHỆ VARS VIỆT NAM TẠI ĐÀ NẴNG
Thỏa thuận
Đà Nẵng
05/11/2024
SOFTWARE DEVELOPER (PYTHON)
Công ty Cổ phần Viễn thông FPT - FPT Telecom
Thương lượng
Hồ Chí Minh
02/11/2024
Full-stack Developer Developer
Công ty TNHH INFOdation VN
You'll love it
Hồ Chí Minh, Khánh Hòa
30/10/2024
Lập Trình Viên Fullstack
Công ty TNHH Giải pháp Công nghệ MIGI - MIGITEK
20 triệu - 25 triệu
Hà Nội
04/11/2024
Vị trí Senior Design Verification Engineers (Hybrid) do công ty tuyển dụng tại Hà Nội, Hồ Chí Minh, Đà Nẵng, Điện Biên, Khác, Joboko tự động tổng hợp mức lương Thoả thuận, tìm thêm việc làm về Senior Design Verification Engineers (Hybrid) hoặc công ty ở các link phía trên