Job Summary
We are seeking skilled Design Verification (DV) Engineers to validate complex ASIC/SoC/IP designs. The role involves developing scalable verification environments, creating test plans, and ensuring functional correctness through advanced verification methodologies such as UVM.
You will work closely with design, architecture, and physical design teams to deliver first-time-right silicon.
Key Responsibilities
Develop directed and constrained-random testcases
Debug failures and root-cause issues across RTL, testbench, and tools
RTL as well as Gate level simulations
Automate regression flows and improve verification productivity.
Skill Requirements
Technical Skills
Good knowledge of SystemVerilog
Hands-on experience with UVM (Universal Verification Methodology)
Experience with EDA tools (e.g., VCS, Verdi)
Experience in debugging RTL and gate level simulation issues
Good knowledge of PCIe protocol
Programming/Scripting
Proficiency in Python/Perl/Shell scripting for automation
Must Have Skill
Design Verification & Validation
Good to Have Skill
Other Requirements
Education
B.Tech / M.Tech in Electronics / Electrical / Computer Engineering or equivalent
12-15 years of Experience
Soft Skills
Strong analytical and debugging skills
Good communication and cross-functional collaboration
Thông tin chung