Chip Package Signal and Power Integrity Engineer

Google

Thỏa thuận
06/10/2024
Toàn thời gian

Vị trí công việc này hiện tại đã hết hạn nộp hồ sơ, bạn có thể tham khảo thêm một số công việc liên quan phía dưới

Mô tả công việc

Responsibilities
Contribute to chip-package-system co-design by performing Signal Integrity (SI)/Power Integrity (PI) analysis and optimization to involve in the product definition and optimize chip floorplan, power tree structure, net lists, etc for High Performance Computing (HPC) based on 2.5D/3D package technology.
Develop next generation IO interfaces (serdes, memory, D2D) considering IO PHY, SI/PI and physical design.
Collaborate with chip design team, system design teams and suppliers to drive chip package SI/PI design target, unleash boundaries of chip performance and explore SI/PI and DFM tradeoff for advanced package design closure for production.
Provide feedback on chip floorplan considering IP performance/package/system routability and SI/PI.
Conduct post silicon validation and qualification of high speed interface for NPI.

Yêu cầu

Minimum qualifications:
Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
5 years of industry experience in the SI/PI field.
Experience in chip package SI/PI design for interconnections and advanced package design.
Preferred qualifications:
Experience in post silicon correlation with models.
Experience with 2.5D/3D package design such as silicon interposer, silicon bridge, 3D die stacking.
Experience in cross-functional collaboration with chip top design, physical design, STA, package, system design, and validation teams.
Experience in programming and data analysis with Matlab, Python, C++ and statistical tools to establish automation flows and data processing.
Understanding of on and off chip power delivery and STA/voltage budget.
Familiarity with memory testing, next generation memory, chiplet standards and timing budget methodology.

Thông tin khác

About the job
Be part of a diverse team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.
As a Chip Package Signal and Power Integrity Engineer you will be responsible for the chip package design with signal/power integrity simulation and characterization in the chip, package and system level.
You will be the part of a larger team with Chip Architects, ASIC Engineers, Physical Design and other SI/PI Engineers. You will work with various cross-functional teams, including Chip Design, System Design, software team and vendors. You will drive chip packaging signal and power implementations from product planning to New Product Introduction (NPI).
Behind everything our users see online is the architecture built by the Technical Infrastructure team to keep it running. From developing and maintaining our data centers to building the next generation of Google platforms, we make Google's product portfolio possible. We're proud to be our engineers' engineers and love voiding warranties by taking things apart so we can rebuild them. We keep our networks up and running, ensuring our users have the best and fastest experience possible.
The US base salary range for this full-time position is $150,000-$223,000 + bonus + equity + benefits. Our salary ranges are determined by role, level, and location. The range displayed on each job posting reflects the minimum and maximum target salaries for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific salary range for your preferred location during the hiring process.
Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits. Learn more about benefits at Google.

Giới thiệu công ty

Google việc làm

Hoàn Kiếm District, Hanoi, Vietnam

Việc làm tương tự

Lập Trình Viên Python Từ 1 Năm Kinh Nghiệm

CÔNG TY CỔ PHẦN DỊCH VỤ DI ĐỘNG THẾ HỆ MỚI - NMS

Thương lượng
Hà Nội
20/02/2025

Lập Trình Viên Python

CÔNG TY TNHH TM&DV TOÀN CẦU VÀNG

10 - 15 triệu
Đà Nẵng
28/02/2025

Lập Trình Viên Python

Công Ty TNHH FPT Trading

Thỏa thuận
Hà Nội
30/01/2025

LẬP TRÌNH VIÊN iOS

Công ty Cổ Phần OneSoft - Falcon Game Studio

2000$
Hà Nội
31/01/2025

Controls Engineering Programmer - USA Company

Controls Engineering Programmer - USA Company

$ 1,000-2,000 /tháng
Đồng Nai
24/01/2025

Technical Developer

Công Ty TNHH DỆT MAY THYGESEN VIỆT NAM

$ 550-1,000 /tháng
Hà Nội
30/01/2025

Senior Backend Developer (Python/ Java)

Ngân hàng TMCP Phát triển TP.HCM - HD Bank

27 - 40 triệu VNĐ
Hồ Chí Minh
08/02/2025

IOS Developer (IoT - Camera, Smarthome)

Công ty Cổ phần Viễn thông FPT - FPT Telecom

17 - 30 triệu
Hồ Chí Minh
14/02/2025

Java Developer (Middle)

CÔNG TY CỔ PHẦN CÔNG NGHỆ SOTA TEK

20 - 36 triệu
Hà Nội
18/02/2025

BACK-END DEVELOPER (PYTHON, DJANGO)

Công ty Cổ phần Viễn thông FPT - FPT Telecom

20 triệu - 30 triệu
Hồ Chí Minh
15/02/2025
Vị trí Chip Package Signal and Power Integrity Engineer do công ty Google tuyển dụng tại , Joboko tự động tổng hợp mức lương Thỏa thuận, tìm thêm việc làm về Chip Package Signal and Power Integrity Engineer hoặc công ty Google ở các link phía trên

Giới thiệu công ty

Google

Địa chỉ: Hoàn Kiếm District, Hanoi, Vietnam

Việc làm HOT

CÔNG TY CỔ PHẦN VINHOMES - TẬP ĐOÀN VINGROUP
10 triệu - 12 triệu VND
Hải Phòng
MONKEY VIỆT NAM - Công ty Cổ phần Early Start
Thỏa Thuận
Hà Nội
CÔNG TY TNHH THANH AN
13 triệu - 15 triệu VND
Hà Nội
Công Ty TNHH Thương Mại Và Dịch Vụ ô Tô Việt Phú
Thỏa Thuận
Hà Nội
Công ty TNHH Tập đoàn Rita Võ
Thỏa Thuận
Hồ Chí Minh