Vị trí công việc này hiện tại đã hết hạn nộp hồ sơ, bạn có thể tham khảo thêm một số công việc liên quan phía dưới
Mô tả công việc
Develop and implement verification plans for CPU cores, memory subsystems, and interconnects..
Create SystemVerilog/UVM-based testbenches for functional and performance verification..
Write, debug, and execute test cases to validate microarchitecture behavior.
Develop and analyze functional coverage metrics to ensure verification completeness.
Work with formal verification techniques and assertion-based verification (SVA).
Perform waveform analysis, debugging, and root-cause analysis of design issues.
Automate regression testing and improve verification methodologies for higher efficiency.
Collaborate with architecture and RTL teams to refine processor design and optimizations.
Support hardware bring-up and post-silicon validation efforts.
Yêu cầu
3+ years of experience in processor/microarchitecture verification (RISC-V, Arm, x86, or custom architectures).
Proficiency in SystemVerilog, UVM, and SVA for verification.
Strong understanding of processor architecture concepts (pipelines, caches, MMU, branch prediction, etc.).
Experience with EDA tools (Synopsys VCS, Cadence Xcelium, Mentor Questa, Verdi).
Familiarity with C/C++/assembly for test development and debugging.
Experience with Python, Perl, or TCL scripting for automation.
Strong debugging skills and ability to analyze complex simulation results.
Knowledge of formal verification and low-power verification (UPF/CPF) is a plus.
Quyền lợi
Flexible work arrangements and remote work opportunities.
Competitive salary.
Performance-based bonuses/ 13th month salary.
Comprehensive health, dental, and vision insurance plans.
Professional development and training programs.
Paid time off and company holidays.
Refer friends to open jobs and receive a cash bonus for every successful referral you make
Thông tin khác
Thời gian làm việc
Thứ 2 - Thứ 6 (từ 08:00 đến 17:30)
Thông tin chung
- Ngày hết hạn: 16/06/2025
- Thu nhập: Thoả thuận
Nơi làm việc